Metrika članka

  • citati u SCindeksu: 0
  • citati u CrossRef-u:0
  • citati u Google Scholaru:[=>]
  • posete u prethodnih 30 dana:2
  • preuzimanja u prethodnih 30 dana:1
članak: 1 od 1  
Telfor Journal
2018, vol. 10, br. 1, str. 50-55
jezik rada: engleski
vrsta rada: neklasifikovan
doi:10.5937/telfor1801050S


Translation Lookaside buffer on the 65-NM STG dice hardened elements
(naslov ne postoji na srpskom)
aUniversity MEPhI (Moscow Engineering Physics Institute), National Research Nuclear, Moscow, Russia
bRussian Academy of Sciences, Scientific Research Institute of System Analysis, Moscow, Russia

e-adresa: vystenin@mephi.ru, katunin@cs.niisi.ras.ru, stepan

Sažetak

(ne postoji na srpskom)
This paper presents the design of hardened translation lookaside buffer based on Spaced Transistor Groups (STG) DICE cells in 65-nm bulk CMOS technology. The resistance to impacts of single nuclear particles is achieved by spacing transistors in two groups together with transistors of the output combinational logic. The elements contain two spaced identical groups of transistors. Charge collection from particle tracks by only transistors of just one of the two groups doesn't lead to the cell upset. The proposed logical element of matching based on the STG DICE cell for a contentaddressable memory was simulated using TCAD tool. The results show the resistance to impacts of single nuclear particles with linear energy transfer (LET) values up to 70 MeV×cm2/mg. Short-term noise pulses in combinational logic of the element can be observed in the range of LET values from 20 to 70 MeV×cm2/mg.

Ključne reči

Reference

Azizi, N., Najm, F.N. (2006) A family of cells to reduce the soft-error-rate in ternary-CAM. u: 2006 43rd ACM/IEEE Design Automation Conference, Institute of Electrical and Electronics Engineers (IEEE), str. 779-784
Biswas, A., Racunas, P., Cheveresan, R., Emer, J., Mukherjee, S.S., Rangan, R. (2005) Computing Architectural Vulnerability Factors for Address-Based Structures. u: 32nd International Symposium on Computer Architecture (ISCA'05), Institute of Electrical and Electronics Engineers (IEEE), str. 532-543
Calin, T., Nicolaidis, M., Velazco, R. (1996) Upset hardened memory design for submicron CMOS technology. IEEE Transactions on Nuclear Science, 43(6): 2874-2878
Chang, Y., Lan, M. (2007) Two New Techniques Integrated for Energy-Efficient TLB Design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 15(1): 13-23
do Anh, T., Yin, C., Velayudhan, K., Lee, Z.C., Yeo, K.S., Kim, T.T. (2014) 0.77 fJ/bit/search Content Addressable Memory Using Small Match Line Swing and Automated Background Checking Scheme for Variation Tolerance. IEEE Journal of Solid-State Circuits, 49(7): 1487-1498
Eftaxiopoulos, N., Axelos, N., Pekmestzi, K. (2015) Low leakage radiation tolerant CAM/TCAM cell. u: 2015 IEEE 21st International On-Line Testing Symposium (IOLTS), Institute of Electrical and Electronics Engineers (IEEE), str. 206-211
Katunin, Yu. V., Stenin, V. Ya., Stepanov, P. V. (2014) Modeling the characteristics of trigger elements of two-phase CMOS logic, taking into account the charge sharing effect under exposure to single nuclear particles. Russian Microelectronics, 43(2): 112-124
Katunin, Yu. V., Stenin, V. Ya. (2018) Simulation of Single Event Effects in STG DICE Memory Cells. Russian Microelectronics, 47(1): 20-33
Katunin, Y.V., Stenin, V.Ya. (2017) TCAD simulation of single-event transients in the 65-nm CMOS element of matching for a content-addressable memory. u: 2017 25th Telecommunication Forum (TELFOR), Institute of Electrical and Electronics Engineers (IEEE), str. 1-4
Katunin, Y.V., Stenin, V.Ya. (2018) Design and simulation of the CMOS RS logical elements with spacing between transistor groups for minimization of single-event upsets. u: 2018 Moscow Workshop on Electronic and Networking Technologies (MWENT), Institute of Electrical and Electronics Engineers (IEEE), str. 1-4
Li, F., Kandemir, M. (2005) Increasing data TLB resilience to transient errors. u: IEEE Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05), May, Proc. of, pp. 1-2
Ng, K.F., Hsu, K.W. (2009) A parallel-segmented architecture for low power Content-Addressable Memory. u: 2009 17th IFIP International Conference on Very Large Scale Integration (VLSI-SoC), Institute of Electrical and Electronics Engineers (IEEE), str. 203-206
Stenin, V. Ya., Katunin, Yu. V., Stepanov, P. V. (2016) Upset-resilient RAM on STG DICE memory elements with the spaced transistors into two groups. Russian Microelectronics, 45(6): 419-432
Stenin, V. Ya. (2015) Simulation of the characteristics of the DICE 28-nm CMOS cells in unsteady states caused by the effect of single nuclear particles. Russian Microelectronics, 44(5): 324-334
Stenin, V. Ya., Stepanov, P. V. (2015) Basic memory elements using DICE cells for fault-tolerant 28 nm CMOS RAM. Russian Microelectronics, 44(6): 368-379
Stenin, V.Ya., Antonyuk, A.V. (2017) Comparison elements on STG DICE cell for content-addressable memory and simulation of single-event transients. Telfor Journal, vol. 9, br. 1, str. 61-66
Stenin, V.Ya., Antonyuk, A.V., Stepanov, P.V., Katunin, Y.V. (2017) Design of logical elements for the 65-nm CMOS translation lookaside buffer with compensation of single events effects. u: 2017 International Siberian Conference on Control and Communications (SIBCON), Institute of Electrical and Electronics Engineers (IEEE), str. 1-6
Stenin, V.Ya., Antonyuk, A.V., Stepanov, P.V., Katunin, Y.V. (2017) Design of the 65-nm CMOS translation lookaside buffer on the hardened elements. u: 2017 25th Telecommunication Forum (TELFOR), Institute of Electrical and Electronics Engineers (IEEE), str. 1-4