Metrika članka

  • citati u SCindeksu: 0
  • citati u CrossRef-u:0
  • citati u Google Scholaru:[=>]
  • posete u poslednjih 30 dana:6
  • preuzimanja u poslednjih 30 dana:5
članak: 1 od 1  
Telfor Journal
2019, vol. 11, br. 2, str. 90-95
jezik rada: engleski
vrsta rada: neklasifikovan
doi:10.5937/telfor1902090B


OpenCL/CUDA algorithms for parallel decoding of any irregular LDPC code using GPU
(naslov ne postoji na srpskom)
aUniversity of West Bohemia, Pilsen, Czech Republic + Czech Technical University in Prague, Institute of Experimental and Applied Physics, Praha, Czech Republic
bJoint Institute for Nuclear Research, Laboratory of Information Technologies, Dubna, Russia + Alikhanyan National Laboratory, Yerevan, Armenia
cJoint Institute for Nuclear Research, Laboratory of Information Technologies, Dubna, Russia + Jerevan State University, Yerevan, Armenia + Alikhanyan National Laboratory, Yerevan, Armenia
dUniversity of West Bohemia, Pilsen, Czech Republic

e-adresa: broulim@kae.zcu.cz, ayriyan@jinr.ru, hovik.grigorian@gmail.com, georg@kae.zcu.cz

Sažetak

(ne postoji na srpskom)
This article provides a scalable parallel approach of an iterative LDPC decoder. The proposed approach can be implemented in applications supporting massive parallel computing. The proposed mapping is suitable for decoding any irregular LDPC code without the limitation of the maximum node degree. The implementation of the LDPC decoder with the use the OpenCL and CUDA frameworks is discussed and a performance evaluation is given at the end of this contribution.

Ključne reči

Error correction; GPU; LDPC; parallel decoder

Reference

*** Whitepaper of NVIDIAs Next Generation CUDA Compute Architecture: Kepler GK110/210. http://www.nvidia.com/object/gpu-architecture.html (last visit 07/08/2019)
*** (2013) Implementing FPGA Design with the OpenCL Standard. Altera
Arun, J.P., Mishra, M., Subramaniam, S.V. (2011) Parallel implementation of MOPSO on GPU using OpenCL and CUDA. u: International Conference on High Performance Computing (8th), Bangalore, 2011, 1-10
Beermann, M., Monro, E., Schmalen, L., Vary, P. (2013) High speed decoding of non-binary irregular LDPC codes using GPUs. u: SiPS 2013 Proceedings, Taipei City, IEEE, 36-41
Bernabe, G., Guerrero, G.D., Fernandez, J. (2012) CUDA and OpenCL implementations of 3D Fast Wavelet Transform. u: Circuits and Systems (LASCAS), 2012 IEEE Third Latin American Symposium on, Playa del Carmen, 1-4
Broulim, J., Georgiev, V. (2012) LDPC error correction code utilization. u: Telecommunications Forum (TELFOR) (20th), 2012, Belgrade, IEEE, 1048-1051
Broulim, J., Broulim, P., Moldaschl, J., Georgiev, V., Salom, R. (2015) Fully parallel FPGA decoder for irregular LDPC codes. u: Telecommunications Forum Telfor (TELFOR) (23rd), 2015, Belgrade, IEEE, 309-312
Broulim, J., Davarzani, S., Georgiev, V., Zich, J. (2016) Genetic optimization of a short block length LDPC code accelerated by distributed algorithms. u: Telecommunications Forum (TELFOR) (24th), 2016, Belgrade, IEEE, 250-253
Chung, S., Forney, G.D., Richardson, T.J., Urbanke, R. (2001) On the design of low-density parity-check codes within 0.0045 dB of the Shannon limit. IEEE Communications Letters, 5(2): 58-60
Falcao, G., Silva, V., Sousa, L., Andrade, J. (2012) Portable LDPC Decoding on Multicores Using OpenCL [Applications Corner]. IEEE Signal Processing Magazine, 29(4): 81-109
Fang, J., Varbanescu, A.L., Sips, H. (2011) A Comprehensive Performance Comparison of CUDA and OpenCL. u: International Conference on Parallel Processing, Taipei City, 2011, 216-225
Fang, Y., Bi, G., Guan, Y.L., Lau, F.C.M. (2015) A Survey on Protograph LDPC Codes and Their Applications. IEEE Communications Surveys & Tutorials, 17(4): 1989-2016
Gallager, R.G. (1962) Low-density parity-check codes. IEEE Transactions on Information Theory, 8(1): 21-28
Hamming, R. (1950) Error Detecting and Error Correcting Codes. Bell System Technical Journal, 29(2): 147-160
Heinemann, C., Chaduvu, S.S., Byerly, A., Uskov, A. (2016) OpenCL and CUDA software implementations of encryption/decryption algorithms for IPsec VPNs. u: IEEE International Conference on Electro Information Technology (EIT), Grand Forks, ND, 2016, 765-0770
Khronos OpenCL Working Group (2011) The OpenCL Specification. [Online]. Available: https://www.khronos.org/registry/cl/specs/opencl-1.2.pdf (last visit 07/08/2019)
NASA (2015) Short Block Length LDPC Codes for TC Synchronization and Channel Coding. CCSDS Experimental Specification
NVIDIA Corporation (2015) Cuda Runtime API: Reference manual. [Online]. Available: http://docs.nvidia.com/cuda/pdf/CUDA Runtime API.pdf (last visit 07/08/2019)
Park, J., Chung, K. (2011) Parallel LDPC decoding using CUDA and OpenMP. EURASIP Journal on Wireless Communications and Networking, 2011(1)
Tanner, R.M. (1981) A recursive approach to low complexity codes. IEEE Transactions on Information Theory, 27(5): 533-547
Thorpe, J. (2003) Low-Density Parity-Check (LDPC) Codes Constructed from Protographs. IPN Progress Report, 42-154
Wang, G., Wu, M., Yin, B., Cavallaro, J.R. (2013) High throughput low latency LDPC decoding on GPU for SDR systems. u: Global Conference on Signal and Information Processing (GlobalSIP), 2013 IEEE, Austin, TX, pp. 1258-1261
Wang, S., Cheng, S., Wu, Q. (2008) A parallel decoding algorithm of LDPC codes using CUDA. u: 42nd Asilomar Conference on Signals, Systems and Computers, Pacific Grove, CA, 2008, 171-175
Wen, X., Xianjun, J., Jaaskelainen, P., Kultala, H., Canfeng, C., Berg, H., Zhisong, B. (2014) A high throughput LDPC decoder using a mid-range GPU. u: IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), Florence, IEEE, 7515-7519
Wiberg, N. (1996) Codes and Decoding on General Graph. u: Lionkoing studies in Science and Technology, Linköping, Sweden: Dept. of Electrical Engineering, PhD thesis, Dissertation No. 440
Zhao, Y., Lau, F.C.M. (2014) Implementation of Decoders for LDPC Block Codes and LDPC Convolutional Codes Based on GPUs. IEEE Transactions on Parallel and Distributed Systems, vol. 25, no. 3, pp. 663-672, March
Zhao, Y., Chen, X., Sham, C., Tam, W.M., Lau, F.C.M. (2011) Efficient Decoding of QC-LDPC Codes Using GPUs. u: Algorithms and Architectures for Parallel Processing (ICA3PP), Berlin-Heidelberg: Springer, 3: 294-305